ENDMENT AND RESPONSE UNDER 37 CFR § 1.111

Sal Number: 10/004,661 Filing Date: December 4, 2001

Title: METHOD AND STRUCTURE FOR IMPROVED ALIGNMENT TOLERANCE IN MULTIPLE, SINGULARIZED PLUGS

depositing a first conductive material in the first opening to cover the multiple semiconductor surface structures;

forming a second isolation layer across the first conductive material;

etching the first conductive material and the second isolation layer to form a second opening in the first conductive material in a source region on the substrate, wherein the second opening exposes portions of an adjacent pair of the multiple <u>semiconductor</u> surface structures;

forming spacers on interior walls of the second opening, wherein forming the spacers includes separating the first conductive material into the inner plug and the pair of outer plug, wherein the inner plug is isolated beneath and between the adjacent pair, wherein the outer plugs cover part of top portions of the adjacent pair; and

forming a second conductive material in the second opening, whereby the second conductive material contacts the inner plug and is isolated from the outer plugs by the spacers.

4. (Amended) An integrated circuit comprising:

a first <u>surface structure</u>, a second <u>surface structure</u>, a third <u>surface structure</u>, and a fourth surface structure, each having a top surface;

an inner plug located in between the first and second surface structures and beneath the top surface of each of the first and second surface structures;

a first outer plug having an upper portion covered the top surface of each of the first and third surface structures, and a second outer plug having an upper portion covered the top surface of each of the second and four surface structures;

an inner electrical contact connected to the inner plug;

a first spacer for separating the inner plug and the inner electrical contact from the first outer plug, and a second spacer for separating the inner plug and the inner electrical contact from the second outer plug; and

an isolation for covering the inner electrical contact.

,5. (Amended) The integrated circuit of claim, 4 further comprising a substrate connected to the first through [four] fourth surface structures, the inner plug, and the first and second outer

()

Dkt: 303.645US3

Page 3 Dkt: 303.645US3

Scrial Number: 10/004,661 Filing Date: December 4, 2001

Title: METHOD AND STRUCTURE FOR IMPROVED ALIGNMENT TOLERANCE IN MULTIPLE, SINGULARIZED PLUGS

plugs.

Please add the following new claims:

(New) An integrated circuit comprising:

a plurality of surface structures, each of the surface structures having a top surface; an inner plug formed between a pair of surface structures among the plurality of surface structures, and formed under the top surface of each surface structure of the pair of surface structures;

an inner electrical contact formed on the inner plug;

a pair of outer plugs, each outer plug of the pair of outer plugs having an upper portion formed over at least a portion of the top surface of one surface structure of the pair of surface structures; and

a pair of spacers formed between the pair of outer plugs and the inner plug and the inner electrical contact.

(New) The integrated circuit of claim 22, further comprising an isolation layer formed around the inner electrical contact, the isolation layer being formed from insulating material.

(New) The integrated circuit of claim 32, wherein the inner plug is formed from conductive material.

(New) The integrated circuit of claim 34, wherein the pair of outer plugs are formed from conductive material.

(New) The integrated circuit of claim 22, wherein the pair of spacers are formed from insulating material.

Page 4 Dkt: 303.645US3

Serial Number: 10/004,661 Filing Date: December 4, 2001

Title: METHOD AND STRUCTURE FOR IMPROVED ALIGNMENT TOLERANCE IN MULTIPLE, SINGULARIZED PLUGS

rant. 13

(New) The integrated circuit of claim 32, wherein:

a first outer plug of the pair of outer plugs is formed on one side the inner plug; and a second outer plug of the pair of outer plugs is formed on another side the inner plug.

16.

(New) The integrated circuit of claim 32, wherein:

a first spacer of the pair of spacers is formed on one side the inner plug; and a second spacer of the pair of spacers is formed on another side the inner plug.

(New) The integrated circuit of claim 22, wherein the surface structures are formed from semiconductor material.

(New) An integrated circuit comprising:

a plurality of surface structures formed over a substrate, each of the surface structures having a top surface;

an inner plug formed between a pair of surface structures among the plurality of surface structures and formed under the top surface of each surface structure of the pair of surface structures;

an inner electrical contact formed on the inner plug;

a first outer plug and a second outer plug, each of the first and second outer plugs having an upper portion formed over at least a portion of the top surface of one surface structure of the pair of surface structures; and

a pair of spacers, each spacer of the pair of pacers having a spacer portion formed over at least a portion of the top surface of one surface structure of the pair of surface structures for isolating the inner plug and the inner electrical contact from the first and second outer plugs.

(New) The integrated circuit of claim 40, further comprising an isolation structure formed around the inner electrical contact, the isolation structure being formed from insulating material.

Serial Number: 10/004,661 Filing Date: December 4, 2001

Title: METHOD AND STRUCTURE FOR IMPROVED ALIGNMENT TOLERANCE IN MULTIPLE, SINGULARIZED PLUGS

cont.

(New) The integrated circuit of claim M, further comprising an isolation layer formed over the first and second outer plugs.

21:

43. (New) The integrated circuit of claim 40, wherein the inner plug is formed from conductive material.

22/

(New) The integrated circuit of claim 48, wherein the pair of spacers are formed from insulating material.

23.

18

(New) The integrated circuit of claim 46 further comprising:

a first contact region formed through the isolation layer and connected to the first outer plug; and

a second contact region formed through the isolation layer and connected to the second outer plug.

24.

(New) The integrated circuit of claim 45, wherein the first and second outer plugs are formed from conductive material.

25 AT

(New) The integrated circuit of claim 46, wherein the first and second contact regions are formed from conductive material.

26%

(New) The integrated circuit of claim 47, wherein each of the first and second contact regions is tapered.

27

(New) An integrated circuit comprising:

a plurality of surface structures formed over a substrate each of the of surface structures having a top surface;

an inner plug of conductive material formed between a pair of surface structures among the plurality of surface structures and formed under the top surface of each surface structure of

Page 6 Dkt: 303.645US3

Serial Number: 10/004,661 Filing Date: December 4, 2001

Title: METHOD AND STRUCTURE FOR IMPROVED ALIGNMENT TOLERANCE IN MULTIPLE, SINGULARIZED PLUGS

cay.

the pair of surface structures;

an inner electrical contact formed on the inner plug for proving electrical connection to the inner plug, wherein the inner electrical contact is buried in an isolation layer;

a first outer plug of conductive material and a second outer plug of conductive material, each of the first and second outer plugs having an upper portion covering at least a portion of the top surface of one surface structure of the pair of surface structures; and

a pair of spacers of insulating material formed between the inner plug and the inner electrical contact and the first and second outer plugs.

(New) The integrated circuit of claim 19, wherein the inner electrical contact forms a conductive line for electrically connecting to the storage node plugs via the substrate.

(New) The integrated circuit of claim 19, wherein the surface structures includes a plurality of conductive lines for creating electrical contacts between the inner electrical contact and the first and second storage node plugs and via the substrate.

(New) The integrated circuit of claim 49 further comprising a second isolation layer formed over the first and second outer plugs.

(New) The integrated circuit of claim 52 further comprising:

a first contact region formed through the isolation layer and connected to the first outer plug; and

a second contact region formed through the isolation layer and connected to the second outer plug.